**General Description**

The PC16550D is an improved version of the original 16450 Universal Asynchronous Receiver/Transmitter (UART). Functionally identical to the 16450 on powerup (CHARACTER mode) the PC16550D can be put into an alternate mode (FIFO mode) to relieve the CPU of excessive software overhead.

In this mode internal FIFOs are activated allowing 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) to be stored in both receive and transmit modes. All the logic is on chip to minimize system overhead and maximize system efficiency. Two pin functions have been changed to allow signalling of DMA transfers.

The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt).

The UART includes a programmable baud rate generator that is capable of dividing the timing reference clock input by divisors of 1 to \((2^{16} - 1)\), and producing a \(16 \times \) clock for driving the internal transmitter logic. Provisions are also included to use this \(16 \times \) clock to drive the receiver logic. The UART has complete MODEM-control capability, and a processor-interrupt system. Interrupts can be programmed to the user’s requirements, minimizing the computing required to handle the communications link.

The UART is fabricated using National Semiconductor’s advanced M2CMOS process.

---

**Features**

- Capable of running all existing 16450 software.
- Pin for pin compatible with the existing 16450 except for CSOUT (24) and NC (29). The former CSOUT and NC pins are TXRDT and RXRDT, respectively.
- After reset, all registers are identical to the 16450 register set.
- In the FIFO mode transmitter and receiver are each buffered with 16 byte FIFO’s to reduce the number of interrupts presented to the CPU.
- Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data.
- Holding and shift registers in the 16450 Mode eliminate the need for precise synchronization between the CPU and serial data.
- Independently controlled transmit, receive, line status, and data set interrupts.
- Programmable baud rate generator divides any input clock by 1 to \((2^{16} - 1)\) and generates the \(16 \times \) clock.
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD).
- Fully programmable serial-interface characteristics:
  - 5-, 6-, 7-, or 8-bit characters
  - Even, odd, or no-parity bit generation and detection
  - 1-, 1 1/2-, or 2-stop bit generation
  - Baud generation (DC to 1.5M baud).
- False start bit detection.
- Complete status reporting capabilities.
- TRI-STATE® TTL drive for the data and control buses.
- Line break generation and detection.
- Internal diagnostic capabilities:
  - Loopback controls for communications link fault isolation
  - Break, parity, overrun, framing error simulation.
- Full prioritized interrupt system controls.

---

**Basic Configuration**

![Diagram](image)
<table>
<thead>
<tr>
<th>Section</th>
<th>Subsections</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>ABSOLUTE MAXIMUM RATINGS</td>
</tr>
<tr>
<td>2.0</td>
<td>DC ELECTRICAL CHARACTERISTICS</td>
</tr>
<tr>
<td>3.0</td>
<td>AC ELECTRICAL CHARACTERISTICS</td>
</tr>
<tr>
<td>4.0</td>
<td>TIMING WAVEFORMS</td>
</tr>
<tr>
<td>5.0</td>
<td>BLOCK DIAGRAM</td>
</tr>
<tr>
<td>6.0</td>
<td>PIN DESCRIPTIONS</td>
</tr>
<tr>
<td>7.0</td>
<td>CONNECTION DIAGRAMS</td>
</tr>
<tr>
<td>8.0</td>
<td>REGISTERS (Continued)</td>
</tr>
<tr>
<td></td>
<td>8.1 Line Control Register</td>
</tr>
<tr>
<td></td>
<td>8.2 Typical Clock Circuits</td>
</tr>
<tr>
<td></td>
<td>8.3 Programmable Baud Generator</td>
</tr>
<tr>
<td></td>
<td>8.4 Line Status Register</td>
</tr>
<tr>
<td></td>
<td>8.5 FIFO Control Register</td>
</tr>
<tr>
<td></td>
<td>8.6 Interrupt Identification Register</td>
</tr>
<tr>
<td></td>
<td>8.7 Interrupt Enable Register</td>
</tr>
<tr>
<td></td>
<td>8.8 Modem Control Register</td>
</tr>
<tr>
<td></td>
<td>8.9 Modem Status Register</td>
</tr>
<tr>
<td></td>
<td>8.10 Scratchpad Register</td>
</tr>
<tr>
<td></td>
<td>8.11 FIFO Interrupt Mode Operation</td>
</tr>
<tr>
<td></td>
<td>8.12 FIFO Polled Mode Operation</td>
</tr>
<tr>
<td>9.0</td>
<td>TYPICAL APPLICATIONS</td>
</tr>
</tbody>
</table>
1.0 Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature Under Bias</td>
<td>0°C to +70°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>-65°C to +150°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>All Input or Output Voltages with Respect to VSS</td>
<td>-0.5V to +7.0V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>1W</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

2.0 DC Electrical Characteristics

$T_A = 0°C$ to $+70°C$, $V_{DD} = +5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise specified.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{ILX}$</td>
<td>Clock Input Low Voltage</td>
<td>$V_{DD} - 5.5V, T_A = 25°C$</td>
<td>−0.5</td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>Input High Voltage</td>
<td>All other inputs $-0.8V$</td>
<td>2.0</td>
<td>$V_{DD}$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Output Low Voltage</td>
<td>$I_{OL} = 1.6 mA on all (Note 1)$</td>
<td>0.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>Output High Voltage</td>
<td>$I_{OH} = −1 mA (Note 1)$</td>
<td>2.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{CC(AV)}$</td>
<td>Average Power Supply Current</td>
<td>$V_{DD} = 5.5V, T_A = 25°C$</td>
<td>15</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{IL}$</td>
<td>Input Leakage</td>
<td>$V_{DD} = 5.5V, V_{SS} = 0V$</td>
<td>±10</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$I_{CL}$</td>
<td>Clock Leakage</td>
<td>All other pins floating. $V_{IN} = 0V, 5.5V$</td>
<td>±10</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$I_{OZ}$</td>
<td>TRI-STATE Leakage</td>
<td>$V_{DD} = 5.5V, V_{SS} = 0V$</td>
<td>±20</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$V_{ILMR}$</td>
<td>MR Schmitt $V_{IL}$</td>
<td></td>
<td>0.8</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{IMR}$</td>
<td>MR Schmitt $V_{IH}$</td>
<td></td>
<td>2.0</td>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>

Note 1: Does not apply to XOUT

Capacitance $T_A = 25°C$, $V_{DD} = V_{SS} = 0V$

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{XIN}$</td>
<td>Clock Input Capacitance</td>
<td>$f_s = 1 MHz$</td>
<td>7</td>
<td>9</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>$C_{XOUT}$</td>
<td>Clock Output Capacitance</td>
<td>Unmeasured pins returned to $V_{SS}$</td>
<td>7</td>
<td>9</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>$C_{IN}$</td>
<td>Input Capacitance</td>
<td></td>
<td>5</td>
<td>7</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>$C_{OUT}$</td>
<td>Output Capacitance</td>
<td></td>
<td>6</td>
<td>8</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>$C_{I/O}$</td>
<td>Input/Output Capacitance</td>
<td></td>
<td>10</td>
<td>12</td>
<td>pF</td>
<td></td>
</tr>
</tbody>
</table>
### 3.0 AC Electrical Characteristics \( T_A = 0^\circ C \text{ to } +70^\circ C, V_{DD} = +5V \pm 10\% \)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{ADS} )</td>
<td>Address Strobe Width</td>
<td></td>
<td>60</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{AH} )</td>
<td>Address Hold Time</td>
<td></td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{AR} )</td>
<td>RD, RD Delay from Address</td>
<td>(Note 1)</td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{AS} )</td>
<td>Address Setup Time</td>
<td></td>
<td>60</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{AW} )</td>
<td>WR, WR Delay from Address</td>
<td>(Note 1)</td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{CH} )</td>
<td>Chip Select Hold Time</td>
<td></td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{CS} )</td>
<td>Chip Select Setup Time</td>
<td></td>
<td>60</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{CSR} )</td>
<td>RD, RD Delay from Chip Select</td>
<td>(Note 1)</td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{CSW} )</td>
<td>WR, WR Delay from Select</td>
<td>(Note 1)</td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{DH} )</td>
<td>Data Hold Time</td>
<td></td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{DS} )</td>
<td>Data Setup Time</td>
<td></td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{HZ} )</td>
<td>RD, RD to Floating Data Delay</td>
<td>( @100 \text{ pF loading (Note 3)} )</td>
<td>0</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{MR} )</td>
<td>Master Reset Pulse Width</td>
<td></td>
<td>5000</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{RA} )</td>
<td>Address Hold Time from RD, RD</td>
<td>(Note 1)</td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{RC} )</td>
<td>Read Cycle Delay</td>
<td></td>
<td>125</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{RCS} )</td>
<td>Chip Select Hold Time from RD, RD</td>
<td>(Note 1)</td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{RD} )</td>
<td>RD, RD Strobe Width</td>
<td></td>
<td>125</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{RDD} )</td>
<td>RD, RD to Driver Enable/Disable</td>
<td>( @100 \text{ pF loading (Note 3)} )</td>
<td>60</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{VD} )</td>
<td>Delay from RD, RD to Data</td>
<td>( @100 \text{ pF loading} )</td>
<td>60</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{WA} )</td>
<td>Address Hold Time from WR, WR</td>
<td>(Note 1)</td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{WC} )</td>
<td>Write Cycle Delay</td>
<td></td>
<td>150</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{WCS} )</td>
<td>Chip Select Hold Time from WR, WR</td>
<td>(Note 1)</td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{WR} )</td>
<td>WR, WR Strobe Width</td>
<td></td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{WH} )</td>
<td>Duration of Clock High Pulse</td>
<td>External Clock (8, Max.)</td>
<td>55</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{XL} )</td>
<td>Duration of Clock Low Pulse</td>
<td>External Clock (8, Max.)</td>
<td>55</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>RC</td>
<td>Read Cycle ( \sim t_{AR} + t_{RD} + t_{RC} )</td>
<td>280</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>WC</td>
<td>Write Cycle ( \sim t_{AW} + t_{WR} + t_{WC} )</td>
<td>280</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Baud Generator

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>Baud Divisor</td>
<td></td>
<td>1</td>
<td>( 2^{16} - 1 )</td>
<td></td>
</tr>
<tr>
<td>( t_{BHD} )</td>
<td>Baud Output Positive Edge Delay</td>
<td>( 100 \text{ pF Load} )</td>
<td>175</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{BDL} )</td>
<td>Baud Output Negative Edge Delay</td>
<td>( 100 \text{ pF Load} )</td>
<td>175</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{BU} )</td>
<td>Baud Output Up Time</td>
<td>( f_{X} = 8, \sim 2, 100 \text{ pF Load} )</td>
<td>75</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{DL} )</td>
<td>Baud Output Down Time</td>
<td>( f_{X} = 8, \sim 2, 100 \text{ pF Load} )</td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

#### Receiver

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{RAI} )</td>
<td>Delay from Active Edge of RD to Reset Interrupt</td>
<td></td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{RINT} )</td>
<td>Delay from RD, RD (RD RBR/or RD LSR) to Reset Interrupt</td>
<td>( 100 \text{ pF Load} )</td>
<td>1000</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{RXI} )</td>
<td>Delay from RD RBR to RXDLY Inactive</td>
<td></td>
<td>290</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{SCD} )</td>
<td>Delay from RCLK to Sample Time</td>
<td></td>
<td>2000</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{SINT} )</td>
<td>Delay from Stop to Set Interrupt</td>
<td>(Note 2)</td>
<td>1</td>
<td>RCLK Cycles</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** Applicable only when \( t_{ADS} \) is tied low.

**Note 2:** In the FIFO mode (FCR0 = 1) the trigger level interrupts, the receiver data available indication, the active RXRDY indication and the overrun error indication will be delayed 3 RCLKs. Status indicators (PE, FE, BI) will be delayed 3 RCLKs after the first byte has been received. For subsequently received bytes these indicators will be updated immediately after RDRBR goes inactive. Timeout interrupt is delayed 8 RCLKs.

**Note 3:** Charge and discharge time is determined by \( V_{OL}, V_{OH} \) and the external loading.

**Note 4:** These specifications are preliminary.
### 3.0 AC Electrical Characteristics (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{THR}$</td>
<td>Delay from WR, WR (WR THR) to Reset Interrupt</td>
<td>100 pF Load</td>
<td>175</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{IR}$</td>
<td>Delay from RD, RD (RD IIR) to Reset Interrupt (THRE)</td>
<td>100 pF Load</td>
<td>250</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{IRS}$</td>
<td>Delay from Initial INTR Reset to Transmit Start</td>
<td>8</td>
<td>24</td>
<td>BAUDOUT Cycles</td>
<td></td>
</tr>
<tr>
<td>$t_{SI}$</td>
<td>Delay from Initial Write to Interrupt (Note 1)</td>
<td>16</td>
<td>24</td>
<td>BAUDOUT Cycles</td>
<td></td>
</tr>
<tr>
<td>$t_{STI}$</td>
<td>Delay from Stop to Interrupt (THRE) (Note 1)</td>
<td>8</td>
<td>8</td>
<td>BAUDOUT Cycles</td>
<td></td>
</tr>
<tr>
<td>$t_{SXA}$</td>
<td>Delay from Start to TXRDY active</td>
<td>100 pF Load</td>
<td>8</td>
<td>BAUDOUT Cycles</td>
<td></td>
</tr>
<tr>
<td>$t_{WXI}$</td>
<td>Delay from Write to TXRDY inactive</td>
<td>100 pF Load</td>
<td>195</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**Modem Control**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{MDO}$</td>
<td>Delay from WR, WR (WR MCR) to Output</td>
<td>100 pF Load</td>
<td>200</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{RIM}$</td>
<td>Delay from RD, RD to Reset Interrupt (RD MSR)</td>
<td>100 pF Load</td>
<td>250</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{SIM}$</td>
<td>Delay from MODEM Input to Set Interrupt</td>
<td>100 pF Load</td>
<td>250</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** This delay will be lengthened by 1 character time, minus the last stop bit time if the transmitter interrupt delay circuit is active. (See FIFO Interrupt Mode Operation).

**Note 2:** These specifications are preliminary.

### 4.0 Timing Waveforms (All timings are referenced to valid 0 and valid 1)

#### External Clock Input (24.0 MHz Max.)

**Note 1:** The 2.4V and 0.4V levels are the voltages that the inputs are driven to during AC testing.

**Note 2:** The 2.0V and 0.8V levels are the voltages at which the timing tests are made.
4.0 Timing Waveforms (Continued)

**Write Cycle**

*Applicable Only When ADS is Tied Low.

**Read Cycle**

*Applicable Only When ADS is Tied Low.
4.0 Timing Waveforms (Continued)

Receiver Timing

Transmitter Timing

MODEM Control Timing

Note 1: See Write Cycle Timing
Note 2: See Read Cycle Timing
4.0 Timing Waveforms (Continued)

**RCVR FIFO First Byte (This Sets RDR)**

- **SIN**
- **DATA (5-8)**
- **STOP**

**SAMPLE CLOCK**

**TRIGGER LEVEL INTERRUPT**

(FCR0.e = 0, 0)

**LSI INTERRUPT**

**R0, RD (RDSR)**

**R0, RD (RDRSR)**

**FCR1 = 0**

(FIFO AT OR ABOVE TRIGGER LEVEL)

(FIFO BELOW TRIGGER LEVEL)

**RCVR FIFO Bytes Other Than the First Byte (RDR Is Already Set)**

- **SIN**
- **STOP**

**SAMPLE CLOCK**

**TIMOUT OR TRIGGER LEVEL INTERRUPT**

**LSI INTERRUPT**

**R0, RD (RDSR)**

**R0, RD (RDRSR)**

**TOP BYTE OF FIFO**

**PREVIOUS BYTE READ FROM FIFO**

**Receiver Ready (Pin 29) FCR0 – 0 or FCR0 – 1 and FCR3 – 0 (Mode 0)**

**Note 1:** This is the reading of the last byte in the FIFO.

**Note 2:** If FCR0 = 1, then tSINT = 3 RCLKs. For a timeout interrupt, tSINT = 8 RCLKs.
4.0 Timing Waveforms (Continued)

Receiver Ready (Pin 29) FCR0 – 1 and FCR3 – 1 (Mode 1)

<table>
<thead>
<tr>
<th>Event</th>
<th>Timing</th>
</tr>
</thead>
<tbody>
<tr>
<td>RD, RO (Initial)</td>
<td>5</td>
</tr>
<tr>
<td>SN (First byte that reaches the trigger level)</td>
<td>STOP</td>
</tr>
<tr>
<td>SAMPLE CLK</td>
<td></td>
</tr>
<tr>
<td>RXRDY</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** This is the reading of the last byte in the FIFO.

**Note 2:** If FCR0 = 1, tSWT = 3 RCLKs.

Transmitter Ready (Pin 24) FCR0 – 0 or FCR0 – 1 and FCR3 – 0 (Mode 0)

<table>
<thead>
<tr>
<th>Event</th>
<th>Timing</th>
</tr>
</thead>
<tbody>
<tr>
<td>WR, WR (WRTHR)</td>
<td>2</td>
</tr>
<tr>
<td>DATA</td>
<td></td>
</tr>
<tr>
<td>PARITY</td>
<td>START</td>
</tr>
<tr>
<td>TXRDY</td>
<td></td>
</tr>
</tbody>
</table>

Transmitter Ready (Pin 24) FCR0 – 1 and FCR3 – 1 (Mode 1)

<table>
<thead>
<tr>
<th>Event</th>
<th>Timing</th>
</tr>
</thead>
<tbody>
<tr>
<td>WR, WR (WRTHR)</td>
<td>5</td>
</tr>
<tr>
<td>DATA</td>
<td></td>
</tr>
<tr>
<td>PARITY</td>
<td>START</td>
</tr>
<tr>
<td>TXRDY</td>
<td>FIFO FULL</td>
</tr>
</tbody>
</table>

TL/C/8652–13
TL/C/8652–14
TL/C/8652–15
5.0 Block Diagram

Note: Applicable pinout numbers are included within parenthesis.
6.0 Pin Descriptions

The following describes the function of all UART pins. Some of these descriptions reference internal circuits.

In the following descriptions, a low represents a logic 0 (0V nominal) and a high represents a logic 1 (+2.4V nominal).

**A0, A1, A2, Register Select, Pins 26–28:** Address signals connected to these 3 inputs select a UART register for the CPU to read from or write to during data transfer. A table of registers and their addresses is shown below. Note that the state of the Divisor Latch Access Bit (DLAB), which is the most significant bit of the Line Control Register, affects the selection of certain UART registers. The DLAB must be set high by the system software to access the Baud Generator Divisor Latches.

<table>
<thead>
<tr>
<th>DLAB A2 A1 A0</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Receiver Buffer (read), Transmitter Holding Register (write)</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>Interrupt Enable</td>
</tr>
<tr>
<td>X 0 1 0</td>
<td>Interrupt Identification (read)</td>
</tr>
<tr>
<td>X 0 1 0 1</td>
<td>FIFO Control (write)</td>
</tr>
<tr>
<td>X 0 1 1</td>
<td>Line Control</td>
</tr>
<tr>
<td>X 1 0 0</td>
<td>MODEM Control</td>
</tr>
<tr>
<td>X 1 0 1</td>
<td>Line Status</td>
</tr>
<tr>
<td>X 1 1 0</td>
<td>MODEM Status</td>
</tr>
<tr>
<td>X 1 1 1</td>
<td>Scratch</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>(least significant byte)</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>(most significant byte)</td>
</tr>
</tbody>
</table>

**ADS, Address Strobe, Pin 25:** The positive edge of an active Address Strobe signal (ADS) latches the Register Select (A0, A1, A2) and Chip Select (CS0, CS1, CS2) signals.

Note: An active ADS input is required when the Register Select (A0, A1, A2) and Chip Select (CS0, CS1, CS2) signals are not stable for the duration of a read or write operation. If not required, tie the ADS input permanently low.

**BAUDOUT, Baud Out, Pin 15:** This is the 16 × clock signal from the transmitter section of the UART. The clock rate is equal to the main reference oscillator frequency divided by the specified divisor in the Baud Generator Divisor Latches. The BAUDOUT may also be used for the receiver section by tying this output to the RCLK input of the chip.

**CS0, CS1, CS2, Chip Select, Pins 12–14:** When CS0 and CS1 are high and CS2 is low, the chip is selected. This enables communication between the UART and the CPU. The positive edge of an active Address Strobe signal latches the decoded chip select signals, completing chip selection. If ADS is always low, valid chip selects should stabilize according to the CS2w parameter.

**CTS, Clear to Send, Pin 36:** When low, this indicates that the MODEM or data set is ready to exchange data. The CTS signal is a MODEM status input whose conditions can be tested by the CPU reading bit 4 (CTS) of the MODEM Status Register. Bit 4 is the complement of the CTS signal. Bit 0 (DCTS) of the MODEM Status Register indicates whether the CTS input has changed state since the previous reading of the MODEM Status Register. CTS has no effect on the Transmitter.

Note: Whenever the CTS bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

**D2–D0, Data Bus, Pins 1–8:** This bus comprises eight TRI-STATE input/output lines. The bus provides bidirectional communications between the UART and the CPU. Data, control words, and status information are transferred via the D2–D0 Data Bus.

**DDIS, Driver Disable, Pin 23:** This goes low whenever the CPU is reading data from the UART. It can disable or control the direction of a data bus transceiver between the CPU and the UART.

**DDSC, Data Set Ready, Pin 37:** When low, this indicates that the MODEM or data set is ready to establish the communications link with the UART. The DDIS signal is a MODEM status input whose condition can be tested by the CPU reading bit 5 (DDIS) of the MODEM Status Register. Bit 5 is the complement of the DDIS signal. Bit 3 (DDSC) of the MODEM Status Register indicates whether the DDIS input has changed state since the previous reading of the MODEM Status Register.

Note: Whenever the DDSC bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

**DTR, Driver Terminal Ready, Pin 33:** When low, this informs the MODEM or data set that the UART is ready to establish communications link. The DTR output signal can be set to an active low by programming bit 0 (DTR) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state.

**INTR, Interrupt, Pin 30:** This pin goes high whenever any one of the following interrupt types has an active high condition and is enabled via the IER: Receiver Error Flag; Received Data Available; Timeout (FIFO Mode only); Transmitter Holding Register Empty; and MODEM Status. The INTR signal is reset low upon the appropriate interrupt service or a Master Reset operation.

**MR, Master Reset, Pin 35:** When this input is high, it clears all the registers (except the Receiver Buffer, Transmitter Holding, and Divisor Latches), and the control logic of the UART. The states of various output signals (SO1, OUT1, OUT2, RTS, DTR) are affected by an active MR input (Refer to Table I.) This input is buffered with a TTL-compatible Schmitt Trigger with 0.5V typical hysteresis.

**OUT1, Output 1, Pin 34:** This user-designated output can be set to an active low by programming bit 2 (OUT 1) of the MODEM Control Register to a high level. A Master Reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state. In the XMOS parts this will achieve TTL levels.
6.0 Pin Descriptions (Continued)

**RXRDY, mode 0:** When in the 16450 Mode (FCR0 = 0) or in the FIFO Mode (FCR0 = 1, FCR3 = 0) and there are no characters in the XMIT FIFO or XMIT holding register, the TXRDY pin (24) will be low active. Once it is activated the TXRDY pin will go inactive after the first character is loaded into the XMIT FIFO or holding register.

**TXRDY, mode 1:** In the FIFO Mode (FCR0 = 1) when FCR3 = 1 and there are no characters in the XMIT FIFO, the TXRDY pin will go low active. This pin will become inactive when the XMIT FIFO is completely full.

**VDD:** Pin 40: +5V supply.

**VSS:** Pin 20: Ground (0V) reference.

**WR, WR:** Write, Pins 19 and 18: When WR is high or WR is low while the chip is selected, the CPU can write control words or data into the selected UART register.

**Note:** Only an active WR or WR input is required to transfer data to the UART during a write operation. Therefore, tie either the WR input permanently low or the WR input permanently high, when it is not used.

**XIN (External Crystal Input), Pin 16:** This signal input is used in conjunction with XOUT to form a feedback circuit for the baud rate generator’s oscillator. If a clock signal will be generated off-chip, then it should drive the baud rate generator through this pin.

**XOUT (External Crystal Output), Pin 17:** This signal output is used in conjunction with XIN to form a feedback circuit for the baud rate generator’s oscillator. If the clock signal will be generated off-chip, then this pin is unused.

7.0 Connection Diagrams

**Dual-In-Line Package**

![Connection Diagram](Image)
TABLE I. UART Reset Configuration

<table>
<thead>
<tr>
<th>Register/Signal</th>
<th>Reset Control</th>
<th>Reset State</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt Enable Register</td>
<td>Master Reset</td>
<td>0000 0000 (Note 1)</td>
</tr>
<tr>
<td>Interrupt Identification Register</td>
<td>Master Reset</td>
<td>0000 0001</td>
</tr>
<tr>
<td>FIFO Control</td>
<td>Master Reset</td>
<td>0000 0000</td>
</tr>
<tr>
<td>Line Control Register</td>
<td>Master Reset</td>
<td>0000 0000</td>
</tr>
<tr>
<td>MODEM Control Register</td>
<td>Master Reset</td>
<td>0000 0000</td>
</tr>
<tr>
<td>Line Status Register</td>
<td>Master Reset</td>
<td>0110 0000</td>
</tr>
<tr>
<td>MODEM Status Register</td>
<td>Master Reset</td>
<td>XXXX 0000 (Note 2)</td>
</tr>
<tr>
<td>SOUT</td>
<td>Master Reset</td>
<td>High</td>
</tr>
<tr>
<td>INTR (RCVR Errs)</td>
<td>Read LSR/MR</td>
<td>Low</td>
</tr>
<tr>
<td>INTR (RCVR Data Ready)</td>
<td>Read RBR/MR</td>
<td>Low</td>
</tr>
<tr>
<td>INTR (THRE)</td>
<td>Read IIR/Write THR/MR</td>
<td>Low</td>
</tr>
<tr>
<td>INTR (Modem Status Changes)</td>
<td>Read MSR/MR</td>
<td>Low</td>
</tr>
<tr>
<td>OUT 2</td>
<td>Master Reset</td>
<td>High</td>
</tr>
<tr>
<td>RTS</td>
<td>Master Reset</td>
<td>High</td>
</tr>
<tr>
<td>DTR</td>
<td>Master Reset</td>
<td>High</td>
</tr>
<tr>
<td>OUT T</td>
<td>Master Reset</td>
<td>High</td>
</tr>
<tr>
<td>RCVR FIFO</td>
<td>MR/FCR1•FCR0/ΔFCR0</td>
<td>All Bits Low</td>
</tr>
<tr>
<td>XMIT FIFO</td>
<td>MR/FCR1•FCR0/ΔFCR0</td>
<td>All Bits Low</td>
</tr>
</tbody>
</table>

Note 1: Boldface bits are permanently low.
Note 2: Bits 7–4 are driven by the input signals.
<table>
<thead>
<tr>
<th>Bit No.</th>
<th>Register Address</th>
<th>Receiver Buffer Register (Read Only)</th>
<th>Transmitter Holding Register (Write Only)</th>
<th>Interrupt Enable Register</th>
<th>Interrupt Ident. Register (Read Only)</th>
<th>FIFO Control Register (Write Only)</th>
<th>Line Control Register</th>
<th>MODEM Control Register</th>
<th>Line Status Register</th>
<th>MODEM Status Register</th>
<th>Scratch Register</th>
<th>Divisor Latch (LS)</th>
<th>Divisor Latch (MS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>RBR</td>
<td>Data Bit 0 (Note 1)</td>
<td>Enable Received Data Available Interrupt (ERBFI)</td>
<td>Interrupt ID Bit 0</td>
<td>“O” if Interrupt Pending</td>
<td>FIFO Enable</td>
<td>Word Length Select Bit 0 (WLS0)</td>
<td>Data Terminal Ready (DTR)</td>
<td>Data Ready (DR)</td>
<td>Data Clear to Send (DCTS)</td>
<td>Bit 0</td>
<td>Bit 10</td>
<td>Bit 8</td>
</tr>
<tr>
<td>1</td>
<td>THR</td>
<td>Data Bit 1</td>
<td>Enable Transmitter Holding Register Empty Interrupt (ETBEI)</td>
<td>Interrupt ID Bit 0</td>
<td>RCVR FIFO Reset</td>
<td>Word Length Select Bit 1 (WLS1)</td>
<td>Request to Send (RTS)</td>
<td>Overrun Error (OE)</td>
<td>Delta Data Set Ready (DSR)</td>
<td>Bit 1</td>
<td>Bit 1</td>
<td>Bit 9</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>IER</td>
<td>Data Bit 2</td>
<td>Enable Receiver Line Status Interrupt (ELS)</td>
<td>Interrupt ID Bit 1</td>
<td>XMIT FIFO Reset</td>
<td>Number of Stop Bits (STB)</td>
<td>Out 1</td>
<td>Parity Error (PE)</td>
<td>Trailing Edge Ring Indicator (TER1)</td>
<td>Bit 2</td>
<td>Bit 2</td>
<td>Bit 10</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>IIR</td>
<td>Data Bit 3</td>
<td>Enable MODEM Status Interrupt (EDSS)</td>
<td>Interrupt ID Bit 2 (Note 2)</td>
<td>DMA Mode Select</td>
<td>Parity Enable (PEN)</td>
<td>Out 2</td>
<td>Framing Error (FE)</td>
<td>Delta Data Carrier Detect (DCCD)</td>
<td>Bit 3</td>
<td>Bit 3</td>
<td>Bit 11</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>FCR</td>
<td>Data Bit 4</td>
<td>0</td>
<td>0</td>
<td>Reserved</td>
<td>Even Parity Select (EPS)</td>
<td>Loop</td>
<td>Break Interrupt (BI)</td>
<td>Clear to Send (CTS)</td>
<td>Bit 4</td>
<td>Bit 4</td>
<td>Bit 12</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>LCR</td>
<td>Data Bit 5</td>
<td>0</td>
<td>0</td>
<td>Reserved</td>
<td>Stick Parity</td>
<td>0</td>
<td>Transmitter Holding Register (THRE)</td>
<td>Data Set Ready (DSR)</td>
<td>Bit 5</td>
<td>Bit 5</td>
<td>Bit 13</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>MCR</td>
<td>Data Bit 6</td>
<td>0</td>
<td>0</td>
<td>FIFOs Enabled (Note 2)</td>
<td>RCVR Trigger (LSB)</td>
<td>Set Break</td>
<td>Transmitter Empty (TEMT)</td>
<td>Ring Indicator (RI)</td>
<td>Bit 6</td>
<td>Bit 6</td>
<td>Bit 14</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>LSR</td>
<td>Data Bit 7</td>
<td>0</td>
<td>0</td>
<td>FIFOs Enabled (Note 2)</td>
<td>RCVR Trigger (MSB)</td>
<td>Divisor Latch Access Bit (DLAB)</td>
<td>0</td>
<td>Error in RCVR FIFO (Note 2)</td>
<td>Data Carrier Detect (DCD)</td>
<td>Bit 7</td>
<td>Bit 7</td>
<td>Bit 15</td>
</tr>
</tbody>
</table>

**Note 1:** Bit 0 is the least significant bit. It is the first bit serially transmitted or received.

**Note 2:** These bits are always 0 in the 16450 Mode.
8.0 Registers

The system programmer may access any of the UART registers summarized in Table II via the CPU. These registers control UART operations including transmission and reception of data. Each register bit in Table II has its name and reset state shown.

8.1 LINE CONTROL REGISTER

The system programmer specifies the format of the asynchronous data communications exchange and sets the Divisor Latch Access bit via the Line Control Register (LCR). The programmer can also read the contents of the Line Control Register. The read capability simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics. Table II shows the contents of the LCR. Details on each bit follow:

Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

<table>
<thead>
<tr>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Character Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>5 Bits</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>6 Bits</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>7 Bits</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>8 Bits</td>
</tr>
</tbody>
</table>

Bit 2: This bit specifies the number of Stop bits transmitted and received in each serial character. If bit 2 is a logic 0, one Stop bit is generated in the transmitted data. If bit 2 is a logic 1 when a 5-bit word length is selected by bits 0 and 1, one and a half Stop bits are generated. If bit 2 is a logic 1 when either a 6-, 7-, or 8-bit word length is selected, two Stop bits are generated. The Receiver checks the first Stop-bit only, regardless of the number of Stop bits selected.

Bit 3: This bit is the Parity Enable bit. When bit 3 is a logic 1, a Parity bit is generated (transmit data) or checked (receive data) between the last data word bit and Stop bit of the serial data. (The Parity bit is used to produce an even or odd number of 1s when the data word bits and the Parity bit are summed.)

Bit 4: This bit is the Even Parity Select bit. When bit 3 is a logic 0 and bit 4 is a logic 0, an odd number of logic 1s is transmitted or checked in the data word bits and Parity bit. When bit 3 is a logic 1 and bit 4 is a logic 1, an even number of logic 1s is transmitted or checked.

Bit 5: This bit is the Stick Parity bit. When bits 3, 4 and 5 are logic 1 the Parity bit is transmitted and checked as a logic 0. If bits 3 and 5 are 1 and bit 4 is a logic 0 then the Parity bit is transmitted and checked as a logic 1. If bit 5 is a logic 0 Stick Parity is disabled.

Bit 6: This bit is the Break Control bit. It causes a break condition to be transmitted to the receiving UART. When it is set to a logic 1, the serial output (SOUT) is forced to the Spacing (logic 0) state. The break is disabled by setting bit 6 to a logic 0. The Break Control bit acts only on SOUT and has no effect on the transmitter logic.

Note: This feature enables the CPU to alert a terminal in a computer communications system. If the following sequence is followed, no erroneous or extraneous characters will be transmitted because of the break.

1. Load an all 0s, pad character, in response to THRE.
2. Set break after the next THRE.
3. Wait for the transmitter to be idle, (TEMT = 1), and clear break when normal transmission has to be restored.

During the break, the Transmitter can be used as a character timer to accurately establish the break duration.

### TABLE III. Baud Rates, Divisors and Crystals

<table>
<thead>
<tr>
<th>Baud Rate</th>
<th>1.8432 MHz Crystal</th>
<th>3.072 MHz Crystal</th>
<th>18.432 MHz Crystal</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Dec/Divisor for 16 × Clock</td>
<td>Percent Error</td>
<td>Dec/Divisor for 16 × Clock</td>
</tr>
<tr>
<td>50</td>
<td>2304</td>
<td>—</td>
<td>3840</td>
</tr>
<tr>
<td>75</td>
<td>1536</td>
<td>—</td>
<td>2560</td>
</tr>
<tr>
<td>110</td>
<td>1047</td>
<td>0.026</td>
<td>1745</td>
</tr>
<tr>
<td>134.5</td>
<td>857</td>
<td>0.058</td>
<td>1428</td>
</tr>
<tr>
<td>150</td>
<td>768</td>
<td>—</td>
<td>1280</td>
</tr>
<tr>
<td>300</td>
<td>384</td>
<td>—</td>
<td>640</td>
</tr>
<tr>
<td>600</td>
<td>192</td>
<td>—</td>
<td>320</td>
</tr>
<tr>
<td>1200</td>
<td>96</td>
<td>—</td>
<td>160</td>
</tr>
<tr>
<td>1800</td>
<td>64</td>
<td>—</td>
<td>107</td>
</tr>
<tr>
<td>2000</td>
<td>58</td>
<td>0.69</td>
<td>96</td>
</tr>
<tr>
<td>2400</td>
<td>48</td>
<td>—</td>
<td>80</td>
</tr>
<tr>
<td>3600</td>
<td>32</td>
<td>—</td>
<td>53</td>
</tr>
<tr>
<td>4800</td>
<td>24</td>
<td>—</td>
<td>40</td>
</tr>
<tr>
<td>7200</td>
<td>16</td>
<td>—</td>
<td>27</td>
</tr>
<tr>
<td>9600</td>
<td>12</td>
<td>—</td>
<td>20</td>
</tr>
<tr>
<td>19200</td>
<td>6</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>38400</td>
<td>3</td>
<td>—</td>
<td>5</td>
</tr>
<tr>
<td>56000</td>
<td>2</td>
<td>2.86</td>
<td>—</td>
</tr>
<tr>
<td>128000</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

Note: For baud rates of 250k, 300k, 375k, 500k, 750k and 1.5M using a 24 MHz crystal causes minimal error.
8.0 Registers (Continued)

Bit 7: This bit is the Divisor Latch Access Bit (DLAB). It must be set high (logic 1) to access the Divisor Latches of the Baud Generator during a Read or Write operation. It must be set low (logic 0) to access the Receiver Buffer, the Transmitter Holding Register, or the Interrupt Enable Register.

8.2 TYPICAL CLOCK CIRCUITS

Typical Crystal Oscillator Network (Note)

<table>
<thead>
<tr>
<th>CRystal</th>
<th>R_p</th>
<th>R_x2</th>
<th>C_1</th>
<th>C_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1 MHz</td>
<td>1 MΩ</td>
<td>1.5 kΩ</td>
<td>10-30 pF</td>
<td>40-60 pF</td>
</tr>
<tr>
<td>1.8 MHz</td>
<td>1 MΩ</td>
<td>1.5 kΩ</td>
<td>10-30 pF</td>
<td>40-60 pF</td>
</tr>
</tbody>
</table>

Note: These R and C values are approximate and may vary 2x depending on the crystal characteristics. All crystal circuits should be designed specifically for the system.

8.3 PROGRAMMABLE BAUD GENERATOR

The UART contains a programmable Baud Generator that is capable of taking any clock input from DC to 24 MHz and dividing it by any divisor from 2 to 2¹⁶−¹. The output frequency of the Baud Generator is 16 × the Baud [divisor # × (frequency input) ÷ (baud rate × 16)]. Two 8-bit latches store the divisor in a 16-bit binary format. These Divisor Latches must be loaded during initialization to ensure proper operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded.

Table III provides decimal divisors to use with crystal frequencies of 1.8432 MHz, 3.072 MHz, and 18.432 MHz, respectively. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen. Using a divisor of zero is not recommended.

8.4 LINE STATUS REGISTER

This register provides status information to the CPU concerning the data transfer. Table II shows the contents of the Line Status Register. Details on each bit follow.

Bit 0: This bit is the receiver Data Ready (DR) indicator. Bit 0 is set to a logic 1 whenever a complete incoming character has been received and transferred into the Receiver Buffer Register or the FIFO. Bit 0 is reset to a logic 0 by reading all of the data in the Receiver Buffer Register or the FIFO.

Bit 1: This bit is the Overrun Error (OE) indicator. Bit 1 indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, thereby destroying the previous character. The OE indicator is set to a logic 1 upon detection of an overrun condition and reset whenever the CPU reads the contents of the Line Status Register. If the FIFO mode data continues to fill the FIFO beyond the trigger level, an overrun error will occur only after the FIFO is full and the next character has been completely received in the shift register. OE is indicated to the CPU as soon as it happens. The character in the shift register is overwritten, but it is not transferred to the FIFO.

Bit 2: This bit is the Parity Error (PE) indicator. Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even-parity-select bit. The PE bit is set to a logic 1 upon detection of a parity error and is reset to a logic 0 whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO.

Bit 3: This bit is the Framing Error (FE) indicator. Bit 3 indicates that the received character did not have a valid Stop bit. Bit 3 is set to a logic 1 whenever the Stop bit following the last data bit or parity bit is detected as a logic 0 bit (Spacing level). The FE indicator is reset whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO. The UART will try to resynchronize after a framing error. To do this it assumes that the framing error was due to the next start bit, so it samples this “start” bit twice and then takes in the “data”.

Bit 4: This bit is the Break Interrupt (BI) indicator. Bit 4 is set to a logic 1 whenever the received data input is held in the Spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits). The BI indicator is reset whenever the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is revealed to the CPU when its associated character is at the top of the FIFO. When break occurs only one zero character is loaded into the FIFO. The next character transfer is enabled after SIN goes to the marking state and receives the next valid start bit.

Note: Bits 1 through 4 are the error conditions that produce a Receiver Line Status interrupt whenever any of the corresponding conditions are detected and the interrupt is enabled.
8.0 Registers (Continued)

### TABLE IV. Interrupt Control Functions

<table>
<thead>
<tr>
<th>FIFO Mode Only</th>
<th>Interrupt Identification Register</th>
<th>Interrupt Set and Reset Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 3 Bit 2 Bit 1 Bit 0</td>
<td>Priority Level</td>
<td>Interrupt Type</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>—</td>
<td>None</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>Highest</td>
<td>Receiver Line Status</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>Second</td>
<td>Received Data Available</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td>Second</td>
<td>Character Timeout Indication</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>Third</td>
<td>Transmitter Holding Register Empty</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>Fourth</td>
<td>MODEM Status</td>
</tr>
</tbody>
</table>

**Bit 5:** This bit is the Transmitter Holding Register Empty (THRE) indicator. Bit 5 indicates that the UART is ready to accept a new character for transmission. In addition, this bit causes the UART to issue an interrupt to the CPU when the Transmitter Holding Register Empty Interrupt enable is set high. The THRE bit is set to a logic 1 when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic 0 concurrently with the loading of the Transmitter Holding Register by the CPU. In the FIFO mode this bit is set when the XMIT FIFO is empty; it is cleared when at least 1 byte is written to the XMIT FIFO.

**Bit 6:** This bit is the Transmitter Empty (TEMT) indicator. Bit 6 is set to a logic 1 whenever the Transmitter Holding Register (THR) and the Transmitter Shift Register (TSR) are both empty. It is reset to a logic 0 whenever either the THR or TSR contains a data character. In the FIFO mode this bit is set to one whenever the transmitter FIFO and shift register are both empty.

**Bit 7:** In the 16450 Mode this is a 0. In the FIFO mode LSR7 is set when there is at least one parity error, framing error or break indication in the FIFO. LSR7 is cleared when the CPU reads the LSR, if there are no subsequent errors in the FIFO.

**Note:** The Line Status Register is intended for read operations only. Writing to this register is not recommended as this operation is only used for factory testing. In the FIFO mode the software must load a data byte in the Rx FIFO via Loopback Mode in order to write to LSR2–LSR4. LSR6 and LSR7 can’t be written to in FIFO mode.

### 8.5 FIFO CONTROL REGISTER

This is a write only register at the same location as the IIR (the IIR is a read only register). This register is used to enable the FIFOs, clear the FIFOs, set the RCVR FIFO trigger level, and select the type of DMA signalling.

**Bit 0:** Writing a 1 to FCR0 enables both the XMIT and RCVR FIFOs.Resetting FCR0 will clear all bytes in both FIFOs.

When changing from the FIFO Mode to the 16450 Mode and vice versa, data is automatically cleared from the FIFOs. This bit must be a 1 when other FCR bits are written to or they will not be programmed.

**Bit 1:** Writing a 1 to FCR1 clears all bytes in the RCVR FIFO and resets its counter logic to 0. The shift register is not cleared. The 1 that is written to this bit position is self-clearing.

**Bit 2:** Writing a 1 to FCR2 clears all bytes in the XMIT FIFO and resets its counter logic to 0. The shift register is not cleared. The 1 that is written to this bit position is self-clearing.

**Bit 3:** Setting FCR3 to a 1 will cause the RXRDY and TXRDY pins to change from mode 0 to mode 1 if FCR0=1 (see description of RXRDY and TXRDY pins).

**Bit 4, 5:** FCR4 to FCR5 are reserved for future use.

**Bit 6, 7:** FCR6 and FCR7 are used to set the trigger level for the RCVR FIFO interrupt.

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>RCVR FIFO Trigger Level (Bytes)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>04</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>08</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>14</td>
</tr>
</tbody>
</table>

### 8.6 INTERRUPT IDENTIFICATION REGISTER

In order to provide minimum software overhead during data character transfers, the UART prioritizes interrupts into four levels and records these in the interrupt Identification Register. The four levels of interrupt conditions in order of priority are Receiver Line Status; Received Data Ready; Transmitter Holding Register Empty; and MODEM Status.
8.0 Registers (Continued)
When the CPU accesses the IIR, the UART freezes all interrupts and indicates the highest priority pending interrupt to the CPU. While this CPU access is occurring, the UART records new interrupts, but does not change its current indication until the access is complete. Table II shows the contents of the IIR. Details on each bit follow:

**Bit 0:** This bit can be used in a prioritized interrupt environment to indicate whether an interrupt is pending. When bit 0 is a logic 0, an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is a logic 1, no interrupt is pending.

**Bits 1 and 2:** These two bits of the IIR are used to identify the highest priority interrupt pending as indicated in Table IV.

**Bit 3:** In the 16450 Mode this bit is 0. In the FIFO mode this bit is set along with bit 2 when a timeout interrupt is pending.

**Bits 4 and 5:** These two bits of the IIR are always logic 0.

**Bits 6 and 7:** These two bits are set when FCR0 = 1.

8.7 INTERRUPT ENABLE REGISTER
This register enables the five types of UART interrupts. Each interrupt can individually activate the interrupt (INTR) output signal. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of the Interrupt Enable Register (IER). Similarly, setting bits of the IER register to a logic 1 enables the selected interrupt(s). Disabling an interrupt prevents it from being indicated as active in the IIR and from activating the INTR output signal. All other system functions operate in their normal manner, including the setting of the Line Status and MODEM Status Registers. Table II shows the contents of the IER. Details on each bit follow:

**Bit 0:** This bit enables the Received Data Available Interrupt (and timeout interrupts in the FIFO mode) when set to logic 1.

**Bit 1:** This bit enables the Transmitter Holding Register Empty Interrupt when set to logic 1.

**Bit 2:** This bit enables the Receiver Line Status Interrupt when set to logic 1.

**Bit 3:** This bit enables the MODEM Status Interrupt when set to logic 1.

**Bits 4 through 7:** These four bits are always logic 0.

8.8 MODEM CONTROL REGISTER
This register controls the interface with the MODEM or data set (or a peripheral device emulating a MODEM). The contents of the MODEM Control Register are indicated in Table II and are described below.

**Bit 0:** This bit controls the Data Terminal Ready (DTR) output. When bit 0 is set to a logic 1, the DTR output is forced to a logic 0. When bit 0 is reset to a logic 0, the DTR output is forced to a logic 1.

**Note:** The DTR output of the UART may be applied to an EIA inverting line driver (such as the DS1448) to obtain the proper polarity input at the succeeding MODEM or data set.

**Bit 1:** This bit controls the Request to Send (RTS) output. Bit 1 affects the RTS output in a manner identical to that described above for bit 0.

**Bit 2:** This bit controls the Operation 1 (OUT1) output, which is an auxiliary user-designated output. Bit 2 affects the OUT1 output in a manner identical to that described above for bit 0.

**Bit 3:** This bit controls the Operation 2 (OUT2) signal, which is an auxiliary user-designated output. Bit 3 affects the OUT2 output in a manner identical to that described above for bit 0.

**Bit 4:** This bit provides a local loopback feature for diagnostic testing of the UART. When bit 4 is set to logic 1, the following occur: the transmitter Serial Output (SOUT) is set to the Marking (logic 1) state; the receiver Serial Input (SIN) is disconnected; the output of the Transmitter Shift Register is “looped back” into the Receiver Shift Register input; the four MODEM Control inputs (DSR, CTS, RI, and DCD) are disconnected; and the four MODEM Control outputs (DTR, RTS, OUT1, and OUT2) are internally connected to the four MODEM Control inputs, and the MODEM Control output pins are forced to their inactive state (high). In the loopback mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit-and-received-data paths of the UART.

In the loopback mode, the receiver and transmitter interrupts are fully operational. Their sources are external to the part. The MODEM Control Interrupts are also operational, but the interrupts’ sources are now the lower four bits of the MODEM Control Register instead of the four MODEM Control inputs. The interrupts are still controlled by the Interrupt Enable Register.

**Bits 5 through 7:** These bits are permanently set to logic 0.

8.9 MODEM STATUS REGISTER
This register provides the current state of the control lines from the MODEM (or peripheral device) to the CPU. In addition to this current-state information, four bits of the MODEM Status Register provide change information. These bits are set to a logic 1 whenever a control input from the MODEM changes state. They are reset to logic 0 whenever the CPU reads the MODEM Status Register. The contents of the MODEM Status Register are indicated in Table II and described below.

**Bit 0:** This bit is the Delta Clear to Send (DCTS) indicator. Bit 0 indicates that the CTS input to the chip has changed state since the last time it was read by the CPU.

**Bit 1:** This bit is the Delta Data Set Ready (DDSR) indicator. Bit 1 indicates that the DSR input to the chip has changed state since the last time it was read by the CPU.

**Bit 2:** This bit is the Trailing Edge of Ring Indicator (TERI) indicator. Bit 2 indicates that the RI input to the chip has changed from a low to a high state.

**Bit 3:** This bit is the Delta Data Carrier Detect (DDCD) indicator. Bit 3 indicates that the DCD input to the chip has changed state.

**Note:** Whenever bit 0, 1, 2, or 3 is set to logic 1, a MODEM Status Interrupt is generated.

**Bit 4:** This bit is the complement of the Clear to Send (CTS) input. If bit 4 (loop) of the MCR is set to a 1, this bit is equivalent to RTS in the MCR.

**Bit 5:** This bit is the complement of the Data Set Ready (DSR) input. If bit 4 of the MCR is set to a 1, this bit is equivalent to DTR in the MCR.

**Bit 6:** This bit is the complement of the Ring Indicator (RI) input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 1 in the MCR.
8.0 Registers (Continued)

Bit 7: This bit is the complement of the Data Carrier Detect (DCD) input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 2 in the MCR.

8.10 SCRATCHPAD REGISTER
This 8-bit Read/Write Register does not control the UART in any way. It is intended as a scratchpad register to be used by the programmer to hold data temporarily.

8.11 FIFO INTERRUPT MODE OPERATION
When the RCVR FIFO and receiver interrupts are enabled (FCR0 = 1, IER0 = 1) RCVR interrupts will occur as follows:
A. The receive data available interrupt will be issued to the CPU when the FIFO has reached its programmed trigger level; it will be cleared as soon as the FIFO drops below its programmed trigger level.
B. The IIR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt it is cleared when the FIFO drops below the trigger level.
C. The receiver line status interrupt (IIR = 06), as before, has higher priority than the received data available (IIR = 04) interrupt.
D. The data ready bit (LSR0) is set as soon as a character is transferred from the shift register to the RCVR FIFO. It is reset when the FIFO is empty.

When RCVR FIFO and receiver interrupts are enabled, RCVR FIFO timeout interrupts will occur as follows:
A. A FIFO timeout interrupt will occur, if the following conditions exist:
   — at least one character is in the FIFO
   — the most recent serial character received was longer than 4 continuous character times ago (if 2 stop bits are programmed the second one is included in this time delay).
   — the most recent CPU read of the FIFO was longer than 4 continuous character times ago.

The maximum time between a received character and a timeout interrupt will be 150 ms at 300 baud with a 12-bit receive character (i.e., 1 Start, 8 Data, 1 Parity and 2 Stop Bits).
B. Character times are calculated by using the RCLK input for a clock signal (this makes the delay proportional to the baudrate).
C. When a timeout interrupt has occurred it is cleared and the timer reset when the CPU reads a character from the RCVR FIFO.
D. When a timeout interrupt has not occurred the timeout timer is reset after a new character is received or after the CPU reads the RCVR FIFO.

When the XMIT FIFO and transmitter interrupts are enabled (FCR0 = 1, IER1 = 1), XMIT interrupts will occur as follows:
A. The transmitter holding register interrupt (02) occurs when the XMIT FIFO is empty; it is cleared as soon as the transmitter holding register is written to (1 to 16 characters may be written to the XMIT FIFO while servicing this interrupt) or the IIR is read.
B. The transmitter FIFO empty indications will be delayed 1 character time minus the last stop bit time whenever the following occurs: THRE = 1 and there have not been at least two bytes at the same time in the transmit FIFO, since the last THRE = 1. The first transmitter interrupt after changing FCR0 will be immediate, if it is enabled.

Character timeout and RCVR FIFO trigger level interrupts have the same priority as the current received data available interrupt; XMIT FIFO empty has the same priority as the current transmitter holding register empty interrupt.

8.12 FIFO POLLED MODE OPERATION
With FCR0 = 1 resetting IER0, IER1, IER2, IER3 or all to zero puts the UART in the FIFO Polled Mode of operation. Since the RCVR and XMITTER are controlled separately either one or both can be in the polled mode of operation.
In this mode the user’s program will check RCVR and XMITTER status via the LSR. As stated previously:
LSR0 will be set as long as there is one byte in the RCVR FIFO.
LSR1 to LSR4 will specify which error(s) has occurred. Character error status is handled the same way as when in the interrupt mode, the IIR is not affected since IER2 = 0.
LSR5 will indicate when the XMIT FIFO is empty.
LSR6 will indicate that both the XMIT FIFO and shift register are empty.
LSR7 will indicate whether there are any errors in the RCVR FIFO.

There is no trigger level reached or timeout condition indicated in the FIFO Polled Mode, however, the RCVR and XMIT FIFOs are still fully capable of holding characters.

9.0 Typical Applications

Typical Interface for a High-Capacity Data Bus
This shows the basic connections of an 16550D to an 8088 CPU.
10.0 **Physical Dimensions** inches (millimeters)

**Plastic Dual-In-Line Package (N)**
Order Number PC16550DN  
NS Package Number N40A

**44-Lead Plastic Chip Carrier (V)**
Order Number PC16550DV  
NS Package Number V44A
10.0 Physical Dimensions inches (millimeters) (Continued)

SEE DETAIL A

DETAIl A

TYPICAL

0.15 ± 0.05 TYP

1.75 ± 0.10

0.58 ± 0.20

0.35 ± 0.15

44-Lead Package (TQEF)
Order Number PC16550DVEF
NS Package Number VEF44A

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.